In the Claims:

All of the currently pending claims are listed below including any amendments proposed herein. Please amend the claims as follows:

1-4. (Canceled)

5. (Previously presented) A basic input/output system (BIOS) for use in a computer system having a plurality of processors and a system memory, the BIOS being embodied in a computer readable medium as computer program instructions which are operable to facilitate substantially simultaneous testing of different portions of the system memory by selected ones of the plurality of processors, wherein one of the plurality of processors comprises a boot strap processor, and wherein the plurality of processors are configured in a plurality of multi-processor clusters, each of the clusters corresponding to at least one of the different portions of the system memory, wherein the computer program instructions are operable to cause the boot strap processor to assign only one of the processors in each cluster to the corresponding portion of the system memory.

6-9. (Canceled)

10. (Currently amended) A basic input/output system (BIOS) for use in a computer system having a plurality of processors and a system memory, the BIOS being embodied in a computer readable medium as computer program instructions which are operable to facilitate substantially simultaneous testing of different portions of the system memory by selected ones of the plurality of processors, wherein one of the plurality of processors comprises a boot strap processor, the computer program instructions being further operable to cause the boot strap

processor to assign each of the different portions of the system memory to one of the selected processors, and to instruct the selected processors to begin testing of the system memory, the computer program instructions further being operable to cause each of the selected processors to initialize and validate its assigned portion of the system memory, to report memory testing progress to the boot strap processor, <u>and</u> to update the memory testing progress <u>periodically</u> <u>after testing a memory segment in its assigned portion of the system memory</u>.

Please cancel claim 11 without prejudice.

- 11. (Canceled)
- 12. (Canceled)
- 13. (Currently amended) A basic input/output system (BIOS) for use in a computer system having a plurality of processors and a system memory, the BIOS being embodied in a computer readable medium as computer program instructions which are operable to facilitate substantially simultaneous testing of different portions of the system memory by selected ones of the plurality of processors, wherein one of the plurality of processors comprises a boot strap processor, the computer program instructions being further operable to cause the boot strap processor to assign each of the different portions of the system memory to one of the selected processors, to monitor progress in testing of the system memory by the selected processors, and to periodically update status information corresponding to the progress after testing of a memory segment by each the selected processors in the assigned portion of the system memory.

Please cancel claim 14 without prejudice.

Application No. 10/602,396 David S. Edrich

page 4

- 14. (Canceled)
- 15. (Canceled)
- 16. (Canceled)
- 17. (Previously presented) A basic input/output system (BIOS) for use in a computer system having a plurality of processors and a system memory, the BIOS being embodied in a computer readable medium as computer program instructions which are operable to facilitate substantially simultaneous testing of different portions of the system memory by selected ones of the plurality of processors, wherein one of the plurality of processors comprises a boot strap processor, the computer program instructions being further operable to cause the boot strap processor to assign each of the different portions of the system memory to one of the selected processors, to generate memory testing results upon completion of the testing of the system memory by the selected processors, and to disable any memory modules corresponding to corrupted memory ranges indicated in the memory testing results, wherein the computer program instructions are further operable to cause the computer system to reboot after disabling the memory modules.

Please cancel claim 18 without prejudice.

18. (Canceled)

Application No. 10/602,396 David S. Edrich

- 19. (Previously presented) A basic input/output system (BIOS) for use in a computer system having a plurality of processors and a system memory, the BIOS being embodied in a computer readable medium as computer program instructions which are operable to facilitate substantially simultaneous testing of different portions of the system memory by selected ones of the plurality of processors, wherein one of the plurality of processors comprises a boot strap processor, the computer program instructions being further operable to cause the boot strap processor to assign each of the different portions of the system memory to one of the selected processors, and to disable interrupt generation by the selected processors.
- 20. (Previously presented) A basic input/output system (BIOS) for use in a computer system having a plurality of processors and a system memory, the BIOS being embodied in a computer readable medium as computer program instructions which are operable to facilitate substantially simultaneous testing of different portions of the system memory by selected ones of the plurality of processors, wherein one of the plurality of processors comprises a boot strap processor, the computer program instructions being further operable to cause the boot strap processor to assign each of the different portions of the system memory to one of the selected processors, and wherein the computer program instructions are further operable to associate a lock prefix with instructions targeting a shared memory associated with the boot strap processor thereby ensuring that two of the processors do not access the shared memory at the same time.

21-33. (Canceled)